



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/578,440      | 05/25/2000  | Hajime Washio        | 49855(904)          | 6115             |

21874 7590 07/15/2003

EDWARDS & ANGELL, LLP  
P.O. BOX 9169  
BOSTON, MA 02209

EXAMINER

ABDULSELAM, ABBAS I

| ART UNIT | PAPER NUMBER |
|----------|--------------|
|----------|--------------|

2674

DATE MAILED: 07/15/2003

15

Please find below and/or attached an Office communication concerning this application or proceeding.

B

**Office Action Summary**

Application No.

09/578,440

Applicant(s)

WASHIO ET AL.

Examiner

Abbas I Abdulsalam

Art Unit

2674

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 02 June 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.
- 4) ☒ Interview Summary (PTO-413) Paper No(s). 10.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

Art Unit: 2674

DETAILED ACTION

*Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-25 are rejected under U.S.C. 103(a) as being unpatentable over Moriyama (USPN 6232945) in view of Kim (USPN 6414670).

Regarding claims 1 and 16, Moriyama teaches a shift register circuit containing multiple cascade-connected flip flops in synchronization with clock signals. See col. 2, lines 40-50. Moriyama teaches a shift register circuit (21) including flip-flops, and discloses that when a start pulse is inputted to the flip-flop 22 sub. 1, the start pulse is transferred to the succeeding stage flip-flop 22 sub. 2 in synchronism with a clock pulse and output to the next step, which transmits it to the input stage switching circuit (23). See col. 15, lines 7-18 and col. 4. However, Moriyama does not teach a plurality of level shifters for increasing the voltage of the clock signal and for applying the clock signal to each of the flip flops such that when one of the level shifters does not require input of the clock signal, the corresponding level shifter is suspended at that point. Moriyama also does not disclose the clock signal being smaller in amplitude than a driving voltage.

Kim on the other hand teaches a level shifting unit (23) including level shifters (LS1, LS2..LS154) each for shifting a level of the driving signal from the shift registering unit (22) to a

Art Unit: 2674

level Vss or Vcom. See col. 1, lines 37-50 and Fig 2. Kim also teaches a driving signal (STV) and clock signal (CPV) along with clock generation controlling units ( 82-1, 82-2, 82-n) controlling clock signals including in a way such that no clock signal is applied .

Therefore, it would have been obvious to one having skill in the art at the time the invention was made to modify Moriyama's display device to include Kim's level shifters. One would have been motivated in view of the suggestion in Kim that the level shifters can be used for the desired application and increment of clock signals. The use of level shifters helps a liquid crystal display device function more effectively as taught by Kim.

In addition, It would have been obvious to utilize Kim's clock generation controlling units to generate the desired clock signals of smaller amplitude.

Regarding claim 20, in addition to what has been described above, Moriyama teaches a display panel section (281) including multiple pixels arranged in a matrix form. Moriyama teaches scanning line driving circuit (293) with multiple scanning lines (Y1, Y2..Yn) and video signal line driving circuit (291) with multiple video signal lines. See Fig 1. Moriyama also teaches that the scanning line driving circuit in terms of voltage application at different timing ( $t_{sub\ 0}$ ,  $t_{sub\ 1}$ .. $t_{sub\ 4}$ ). See Fig 3 and col. 8, lines 12-53. Furthermore, Moriyama teaches the video signal line driving circuit that includes video signal selecting circuit (205) which outputs video signals data including non-displayed data. See col. 6, lines 32-43, col. 7, lines 54-59, 65-67, col. 8, lines 1-2 and Fig 2. Moreover, Moriyama teaches the video signal driving circuit in terms of matrix wiring

Art Unit: 2674

section (201) and logic circuit (202) that will enable the display data to be displayed on the pixels arranged on the (N-1)th line from the display area (502). See col. 8, lines 12-28 and Fig (1- 4).

Regarding claims 2-3, Moriyama teaches that when a pulse is inputted to the flip flop 22 sub 1 from outside, the start pulse is transferred to the succeeding stage flip-flop 22 sub 2. See col. 15, lines 10-16.

Regarding claims 4-5 and 21, Moriyama teaches a reset circuit for outputting a signal for selecting a the scanning line based on the output of the flip-flop of the shift register. See col. 3, lines col. 3, lines 39-43.

Regarding claim 6, Moriyama teaches the input stage switching circuit (23) in terms of multiple flip-flops as well as pulse input and output. See col. 15, lines 7-18.

Regarding claims 7-12, and 14, Kim teaches a clock controlling unit including T flip-flops (61a, 61b). See Fig 6. Kim also teaches STV1 signal being provided through the first level shifter, LS1 and the buffer BF1 to provide a high level out1. See col. 2, lines 15-34 and Fig 3.

Regarding claims 13, and 22-25, Kim teaches the buffering unit (24) outputting signals (out1...out154) which are applied to the gate lines in sequence. Kim also teaches that each of the gate line driver (GD) applies a signal from the buffering unit (24) to the gate line with either a high or low signal depending on received signals (STV1, STV2, CPV and OE. See col. 1, lines 65-67 and col. col. 1, lines 51-52, and col. 2, lines 1-2.

Art Unit: 2674

Regarding claim 15, Moriyama teaches a display device with 853 times 480 pixels. See Fig 14. Moriyama also teaches the input staging circuit (23) as it relates to the output of the flip flop 22 sub 107. See col. 15, lines 17-18.

Regarding claims 17-19, Moriyama teaches a display device as shown in Figure 1. See (293, 100, 121, 351) of Fig 1

### **Conclusion**

2. The prior art made of record and not relied upon is considered to applicant's disclosure.

The following arts are cited for further reference.

U.S. Pat No. 5,252,957 to Itakara

U.S. Pat No. 5,387,934 to Nakamura

3. Any inquiry concerning this communication or earlier communication from the examiner should be directed to **Abbas Abduselam** whose telephone number is **(703) 305-8591**. The examiner can normally be reached on Monday through Friday (9:00-5:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Richard Hjerpe**, can be reached at **(703) 305-4709**.

**Any response to this action should be mailed to:**

Commissioner of patents and Trademarks

Washington, D.C. 20231

**or faxed to:**

Art Unit: 2674

**(703) 872-9314**


Hand delivered responses should be brought to Crystal Park II, Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology center 2600 customer Service office whose telephone number is (703) 306-0377.

Abbas Abdulsalam

Examiner

Art Unit 2674



**RICHARD HJERPE**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2600**